This paper presents two solutions to achieve efficient optical coupling between vertical cavity surface emitting lasers and planar optical waveguides, by minimizing the free space optical path length. One approach is based on embedding of optoelectronic chips in polymer layers, and the other approach on flip-chip assembly using micro-bumps. These micro-bumps are defined by laser-induced-forwardtransfer (LIFT), a technique in which the bumping material can be transfered from a donor carrier to the waveguiding substrate. In both cases, out-of-plane bending of the light is accomplished by using a 45 degrees micro-mirror interface.
Rationale
Light as a transmission medium for data communication has proven its success for many years. Over long distances like intercontinental and intercity links, optical interconnects have been the obvious choice due to the low propagation losses and high bandwidth. Over short distances, optical interconnections have only found their way into supercomputers and some niche applications, since higher cost and a sometimes drastic change in system architecture are still jeopardizing the transition from electrical to optical interconnections. These drawbacks are however slowly fading away owing to recent progress in commercially available optoelectronic components, optical waveguide materials and new process techniques. In the meantime, the channel speeds in current communication systems have past the point of 10 Gbit/s and is currently in a research context scaling up to 25 Gbit/s and more, at which electromagnetic interference is limiting the use and the density of electrical interconnections [1] .
The need for the transition from electrical to optical interconnections is thus fastly approaching for systems where dataspeeds are continuously growing. Since materials, active devices and fabrication tools are improving due to this trend, one must also tackle the high costs related to optical coupling. Unlike electronic coupling, which is quite straightforward, optical coupling is more complicated and therefore more costly because light is directional and has to be directed, reflected, confined and focused in the aim to prevent excessive losses over the propagation path of the light. Waveguiding structures like planar polymer waveguides or discrete polymer or silica fibers can confine the light during propagation by making use of total internal reflection on the interface between waveguide core and cladding, and bends in the waveguide can steer the light to the desired direction. However, one must couple the light from a light source into this waveguiding structure at one side and at the other side, the light exiting the waveguides needs to be coupled into a photodetector in view of realizing a complete optical communication link. This coupling results for many systems in a significant addition of complexity and thus cost.
The main reason for the complexity is the way the optoelectronic device is packaged. Standard flip chip and wirebonding assembly processes of optoelectronic (OE) components result in quite bulky OE-packages, making it very difficult to couple the light from the OE to optical waveguiding structures because of the long free space path length before the entry of the waveguide. Consequently there is a need for active alignment or for lens arrays to focus the light into the waveguide when a passive alignment method is envisioned [2] .
In this paper, we present two advanced OE assembly processes, which limit the free space optical propagation distance from the OE to the waveguide to 100 m, eliminating the need for microlenses. The resulting coupling schemes approach the theoretical optimal situation of butt-coupling. The presented assembly processes focus on enabling the cointegration of OE-assembly and optical coupling in a miniaturized coupling scheme.
Polymer embedding of optoelectronic components
The first OE assembly approach is based on the face-up embedding of ultra-thin VCSELs and photodiodes in thin polymer layers. The basic embedding process has been described in detail in the past [3] . In view of a clear understanding of the presented coupling schemes in this paper, we briefly describe the abovementioned chip embedding technique.
Before embedding, the commercially available optoelectronic components are thinned down by lapping and polishing to 20 m, allowing for a thin polymer embedding layer to minimize the stress in the package. The resulting ultra-thin OE's have a high yield, no change in optical or electrical performance and have a very low backside roughness below 10 nm. This OE thinning can be performed on wafer-level as to upscale the process. A complete planar package is obtained by laser ablating a cavity in a spin-on polymer layer, followed by mounting of the OE in the cavity, using adhesive. Consecutively, a final spin-on polymer covers the chip, levels out the irregular surface underneath and acts as a dielectric for the interconnection of the embedded chip. This galvanic interconnection is realized by laser ablation of microvia's towards the contact pads of the embedded chip (via resistance = 16,5 m ), followed by metallization, photolithography and etching of the electrical fan-out. The complete process flow is illustrated in Figure 1 . Figure 2 shows the top view of a VCSEL embedded in SU8 polymer (MicroChem Corporation) on top of an FR-4 PCB-substrate. This packaging approach results in a fully contacted OE, covered by an optically transparent layer of only 10 m. The heat dissipated in the chip can be spread out by a heat sink, patterned on the substrate before application of the first polymer layer. When the polymer layers are processed on top of a polyimide layer (deposited on a glass carrier), release of the complete polymer stack from the substrate can be achieved, resulting in a 50 m thin, flexible OE package. The package has a minimum bending radius of 2.5 mm and can endure 1000 bending cycles at this radius. The electrical VIcurve, optical LI curve, and modal behavior of the embedded dies are preserved after the packaging. The heat spreading has been monitored by measuring the red-shift, showing very good thermal behavior, depending on the substrate where the package will finally be mounted on.
Optical coupling of embedded optoelectronics
The planarity of the above presented OE assembly allows for any waveguiding structure to be brought into close contact to the optical active area of the chip without e.g. the obtrusion of wirebonds. Different coupling scenarios were investigated all schematically shown in Figure 3 .
A. Butt coupling of optical fibers or waveguide foil vertical positioned on top the package
The 10 m transparent polymer layer in between the waveguiding structure and the OE results in negligible losses. The use of index-matching gel can eliminate possible reflection losses at the interface. The vertical mounting however nullifies the advantages of the planar approach of the OE embedding concerning the compactness, the scalability of the mounting process and the reliability of the connection.
B. Coupling into planar waveguides, positioned in a horizontal way on top of the planar embedded OE This approach minimizes the thickness of the complete assembly. However, 90 degree out-of-plane light bending has to be introduced. This is accomplished by the use of 45 degree coupling plug. The plug consists of a 100 m thin polymer foil with a gold coated 45 degree end facet [4] . Figure 4 shows an image of the mirror plug after gold evaporation (left) and a closer angled view (center) and cross-section (right). The plug can be mounted with standard pick and place assembly tools on the embedded OE. The light from the OE will be deflected into the horizontal plane by the mirror. Consecutively, a flexible waveguide foil can be mounted next to the mirror to confine the light, limiting the free optical path to the thickness of the waveguide foil. The fabrication of a flexible waveguide foil can be realized by structuring flexible optical waveguide materials and releasing them from their temporary rigid process carrier. Even stretchable materials like PDMS can be used to achieve deformable waveguide foils. Figure 5 shows the coupling of a PDMS multimode waveguide foil with an embedded 1x4 circular photodiode-array [5] . As an alternative for the few commercially available flexible waveguide materials, we developed a waveguide foil fabrication process in which rigid materials are used. The flexibility of the waveguide stack is enhanced by sandwiching the stack between two spin-on polyimide layers, which act as bending stress distribution layers, resulting in a minimum foil bending radius of 4.5 mm without any increase in the propagation losses after 1000 bending cycles. The optical bending losses at 850 nm at this radius are below 0.03 dB/cm. C. Coupling into optical silica fibers, positioned in a horizontal way on top of the planar embedded OE
The mounting of fibers requires a fiber confining Vgroove structure for passive alignment and fixation of the fiber. To further push the integration in this field, the mirror facet can be fabricated at the end of this V-groove structure. The V-grooves are fabricated in a 500 m thin PMMA ferrule by laser ablation, followed by UV adhesive mounting of the silica fibers in the grooves. After fiber mounting, the whole PMMA piece, containing the fiber, is polished at 45 degree resulting in a smooth end facet to the fiber with an rms roughness below 25 nm.
In a final step, a 100 nm thin gold layer is evaporated, which is required because the UV adhesive impedes total internal reflection. The PMMA piece is then actively aligned by driving current through the embedded VCSEL and measuring the light intensity at the fiber pigtail. When aligned, the PMMA piece is glued to the chip package using an UV curable adhesive. The coupling loss between an embedded VCSEL and a multimode optical fiber is 2,8 dB [6] . This approach results in the highest level of integration. The cladding-core-cladding build-up for waveguide formation can be fabricated directly on top of the package considering the high planarity of the package. Before fabricating the waveguide layer stack, a metal island is deposited and patterned on top of the embedded OE, which acts as a laser stop later on in the process to remove the waveguide layers locally on top the OE. This metal island assures the correct height of the mirror plug placement after the removal of the metal islands by chemical etching. The total stack of OE package and waveguide layers together is only 150 m thick. Figure 8 and 9 show the fully integrated optical link in a cross-sectional view and photograph view respectively. As demonstrator, a 1x4 multimode VCSEL array and a 1x4 photodiode array were embedded and optically interconnected through a 2 cm long 1x4 waveguide array, fabricated on top of the embedded devices. As depicted above, the coupling from and to the devices is performed by embedded mirror plugs. As such, a complete parallel VCSEL is realized. The total optical loss over the co ± 2 dB, measured over multiple samples an also show good reliability in accelerated functionality of the optical links is not influ exposure for 500 hours at 85 ºC and at 85 thermal cycles from -40 ºC to 125 ºC. M found in [4] .
Flip-chip assembly of optoelectronic d microbumps
The second approach is based on a f process, in which the electrical connection micro-bumps. These structures are defin induced forward transfer (LIFT) of metal in a donor substrate coated with a material to brought in proximity with the receiver sub pulsed laser beam induces the local rele material from the donor substrate and tra material towards the receiver substrate. This versatile and flexible and is able to produ thin micro-bumps in the order of micr assembly. The latter is a requirement to r waveguide distance after mounting of the O planar waveguides is similarly achieved which is mounted prior to the OE assemb Figure 10 . This work is ongoing. flip chip assembly n is achieved using ned through lasernks [7] [8] [9] . In LIFT, o be transferred is bstrate. A focused ease of the donor ansfers a pixel of s technique is very uce very small and rons for flip-chip educe the chip-to-E. The coupling to by a mirror plug bly as depicted in The samples were then kep conditions to achieve an optim viscosity for the donor film t defined droplets (as reported in patterned Ni-Au plated bond-pa were used as the receiver s assembly was mounted on translation stage and a spacin between the donor and the r spacers. Single laser pulses fro ns) were then focused at the providing the force required to the AgNP ink onto the rece location of the Ni-Au-bond pa performed in air and at room tem . 
B. Flip-chip assembly
Single VCSEL array (1x4) chips from 350 m x 150 m; 5 Gbps, 850 nm) were th bumped substrates. A semi-automatic flip ch X) from Tresky was used to achieve th bonding of the VCSEL chips to the substr used for bonding was 12.5 gf/bump and a t ºC was maintained between the pick-up tool
The bonding time was set to 10 min to bumps after which the assembly was convection oven for ~ 60 min @ 150 ºC remaining solvent (ethanol, ethanediol, isopropoxyethanol) . This ensured complete micro-bumps, and establishing an electrica interconnection between the VCSEL chip Figure 12 shows a flip-chip bonded VCSEL an optical microscope from the backside of substrate.
C. Characterization of the bonded assem
The FC bonded VCSELs were subseque both electrically and optically. Figure 13 curves recorded from a FC bonded VCSEL curves were in good agreement with thos indicating the successful functioning of th post-bonding.
Conclusions
Two optoelectronic device assembly achieve efficient optical coupling from thes different optical waveguiding structures fabricated and characterized. In one optoelectronics were embedded in polymer l waveguiding structure to be brought into c OE. Multiple degrees of co-integration of coupling features were put forward, all coupling losses and showing an incre miniaturization. semi-cure the inktransferred to a C to evaporate the glycerine and 2-e curing of the ink al and mechanical and the substrate. L as observed under f the receiver glass mbly ently characterized 3 depicts the LIV chip. The recorded e from a bare die he VCSEL arrays y approaches to se devices towards s were proposed, e approach, the layers enabling the lose contact to the f the OEs and the resulting in low easing degree of In another approach, the OE mounted using LIFT assisted m small distance between OE outp
